

VLSI DESIGN

Time : 3 Hours

Min. Passing Marks : 24

Maximum Marks : 80

Instruction to Candidates :

Attempt any five questions, selecting one question from each unit. All questions carry equal marks. (Schematic diagrams must be shown wherever necessary. Any data you feel missing suitably be assumed and stated clearly. Units of quantities used/calculated must be stated clearly.)

Unit-I

- What are the types of MOSFETs. Draw the schematic diagrams and circuit symbols for all. [4]
 - Explain the operation of enhancement NMOS using suitable diagrams. [9]
Also draw the characteristics and justify that it is a voltage controlled current device after seeing the characteristics. [3]

OR

- Explain the NMOS fabrication process with the help of neat diagrams. [8]
 - Write the steps to fabricate n-well CMOS (NOT the diagrams). [3]
 - Write a short note on "depletion mode MOSFET". [5]

Unit-II

- Derive $I_{ds} - V_{ds}$ relationship for MOSFET. [8]
Also prove that the drain current $I_D = C(1 + \lambda V_{DS})$ in case of channel length modulation. Where $C = \frac{1}{2} K'_n \left(\frac{W}{L}\right) (V_{GS} - V_t)^2 \cdot \lambda$ = process technology parameter. [4]
 - The NMOS device with $V_t = 0.7V$ has its source terminal grounded and a 1.3v is applied to gate. The device has $\mu_n, C_{ox} = 100 \mu A/V^2, W = 10 \mu m, L = 1 \mu m$. Find the value of drain current for $V_D = 3V$. [4]

OR

- Prove that the pull-up to pull-down ratio for a NMOS inverter is 4:1 when it is driven by another inverter. [8]
 - Derive the β_n/β_p ratio of a CMOS Inverter. [8]


Unit-III

- Implement clocked S-R Flip-Flop using CMOS Inverter. [8]
 - Explain transistor sizing of CMOS. [5]
 - Implement OR gate using transmission gate. [3]

OR

- Realize the following logic expression using CMOS Inverter:
 - $A.B + \bar{A}.\bar{B}$
 - $A.B.\bar{C} + \bar{A}.B.C$
 - $\overline{A.B.C.D}$
 - $AB + BC + AC$

- Find the equivalent (W/L) ratio of NMOS and PMOS transistors in the given CMOS circuit. [6]



Unit-IV

- Draw the stick diagrams of
 - 3 i/p NAND gate
 - 3 i/p NOR gate
 [4+4=8]
 - Write a short note on "Layout optimization for performance". [8]

OR

- Draw the stick diagram and layout for the following boolean expression $Y = A.B + C.D + E$ [8]
 - What is "Euler path"? What is use of it? Explain with a suitable example. [8]

Unit-V

- What do you meant by VHDL ? Write a VHDL code for
 - Full Adder
 - J-K Flip-flop
 [2+4+4=10]
 - Distinguish between
 - Signal and variable [3]
 - Concurrent and sequential Assignment. [3]

OR

- Write a VHDL code for:
 - S-R Flip-Flop. [8]
 - 4 bits adder using full adder.
 - Explain:
 - Entity declaration [2]
 - Behavioral style of modelling [3]
 - Structural style of modelling [3]